ML696500 and ML69Q6500 32-Bit ARM946E RISC Based
Microcontroller
Documents
User Manual is available by contacting your local Oki Sales Office
Description
The Oki ML69Q6500
microcontroller is a system LSI for digital audio players based on the ARM946E ARM 32-bit RISC CPU core. The ML69Q6500 provides a 120 MHz ARM-9 CPU along with:
| |
High speed USB 2.0 interface, |
| |
Ultra DMA hard drive controller (ATA), |
| |
Smart Media controller |
| |
16-bit audio codec. |
It is targeted for portable HDD MP3 players. The ML69Q6500 also contains 128KB of SRAM, 512KB of embedded Flash ROM as well as an external interface that can connect to Flash, SRAM and SDRAM.
Features
| |
ARM946E-S RISC CPU
| |
8KB Instruction Cache |
| |
8KB Data Cache |
| |
Memory protection unit |
| |
JTAG debug function | |
| |
Internal Memory
| |
128KB SRAM |
| |
16KB Boot ROM |
| |
512KB Flash ROM (ML69Q6500 only)
| |
| |
USB 2.0 High Speed controller: includes integrated PHY high-speed (480Mbps) or full-speed (12Mbps) |
| |
IDE (ATA) controller
| |
DMA / Ultra DMA support |
| |
Up to 60 MHz operation | |
| |
NAND Flash memory controller
| |
Smart Media 2000 Compliant |
| |
Built in ECC circuit |
| |
8 MB ~ 128 MB support | |
| |
Audio DA/AD
| |
2 stereo channels |
| |
16-bit resolution |
| |
Built-in Headphone Amp | |
| |
28 Interrupt Sources |
| |
Timers: 16-bit auto-reload x 4 |
| |
DMA Controller 4 Channel |
| |
PWM 16-bit x 1 Channel |
| |
16-bit Watchdog Timer
| |
Interrupt or Reset control
| |
| |
A/D Converter 10-bit, 4 channels |
| |
I2S Transceiver
| |
16-bit data width |
| |
sampling rates |
| |
RTC Clock Generation |
| |
Serial Interfaces:
|
| |
General Purpose I/O 88 Programmable pins |
| |
External Memory Controllers:
|
| |
Package 272-pin LFBGA, 15mm x 15mm, 0.65 mm pitch
|
Applications
|
